

S/N Unknown

PATENT

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

Applicant:	Leonard Forbes et al.	Examiner:	Unknown
Serial No.:	Unknown	Group Art Unit:	Unknown
Filed:	Herewith	Docket:	303.689US2
Title:	STATIC PASS TRANSISTOR LOGIC WITH TRANSISTORS WITH MULTIPLE VERTICAL GATES		

---

**INFORMATION DISCLOSURE STATEMENT**

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

In compliance with the duty imposed by 37 C.F.R. § 1.56, and in accordance with 37 C.F.R. §§ 1.97 *et. seq.*, the enclosed materials are brought to the attention of the Examiner for consideration in connection with the above-identified patent application. Applicants respectfully request that this Information Disclosure Statement be entered and the documents listed on the attached Form 1449 be considered by the Examiner and made of record. Pursuant to the provisions of MPEP 609, Applicants request that a copy of the 1449 form, initialed as being considered by the Examiner, be returned to the Applicants with the next official communication.

Pursuant to 37 C.F.R. §1.97(b), it is believed that no fee or statement is required with the Information Disclosure Statement. However, if an Office Action on the merits has been mailed, the Commissioner is hereby authorized to charge the required fees to Deposit Account No. 19-0743 in order to have this Information Disclosure Statement considered.

Pursuant to 37 C.F.R. §1.98(d), copies of the listed documents are not provided as these references were previously cited by or submitted to the U.S. Patent Office in connection with Applicants' prior U.S. application, Serial No. 09/580901, filed on May 30, 2000, which is relied upon for an earlier filing date under 35 U.S.C. §120.

**INFORMATION DISCLOSURE STATEMENT**

Serial No :Unknown

Filing Date: Herewith

Title: STATIC PASS TRANSISTOR LOGIC WITH TRANSISTORS WITH MULTIPLE VERTICAL GATES

Page 2  
Dkt: 303.689US2

The Examiner is invited to contact the Applicants' Representative at the below-listed telephone number if there are any questions regarding this communication.

Respectfully submitted,

LEONARD FORBES ET AL.


By their Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.  
P.O. Box 2938  
Minneapolis, MN 55402  
(612) 349-9587

Date

1 March '04

By

  
Timothy B Clise  
Reg. No. 40 957

"Express Mail" mailing label number: EV370240156US

Date of Deposit: March 1, 2004

This paper or fee is being deposited on the date indicated above with the United States Postal Service pursuant to 37 CFR 1.10, and is addressed to the Commissioner for Patents, Mail Stop Patent Application, P.O. Box 1450, Alexandria, VA 22313-1450.

Substitute for form 1449A/PTO <b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b> (Use as many sheets as necessary)		<b>Complete if Known</b> Application Number      Unknown Filing Date      Even Date Herewith First Named Inventor      Forbes, Leonard Group Art Unit      Unknown Examiner Name      Unknown				
Sheet 1 of 3		Attorney Docket No: 303.689US2				

**US PATENT DOCUMENTS**

Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate
	US-4,051,354	09/27/1977	Choate, W. C.	235	312	07/03/1975
	US-4,454,524	06/12/1984	Spence, Wendell	357	23	03/06/1978
	US-4,673,962	06/16/1987	Chatterjee, P. K., et al.	357	23.6	03/21/1985
	US-4,859,623	08/22/1989	Busta, H. H.	437	48	02/04/1988
	US-4,893,170	01/09/1990	Tokuda, Takeshi , et al.	357	71	04/11/1984
	US-4,962,327	10/01/1990	Iwazaki,	365	230.06	
	US-5,126,596	06/30/1992	Millman, Steven D.	307	451	03/18/1991
	US-5,149,664	09/22/1992	Shin, Y. , et al.			
	US-5,157,471	10/20/1992	Kojima, M. , et al.			
	US-5,250,835	10/05/1993	Izawa, M.	257	408	12/20/1991
	US-5,315,151	05/24/1994	Hsieh, Chang-Ming , et al.	257	592	02/22/1993
	US-5,327,380	07/05/1994	Kersh III, D. V., et al.	365	195	02/08/1991
	US-5,386,132	01/01/1995	Wong,	257	316	
	US-5,446,304	08/29/1995	Sameshima, T. , et al.	257	365	09/29/1994
	US-5,583,360	10/01/1996	Ruth, , et al.	257	316	
	US-5,658,808	08/19/1997	Lin, K.	438	155	08/14/1996
	US-5,661,055	08/26/1997	Hsu, J. J., et al.	438	259	06/07/1995
	US-5,759,920	06/02/1998	Burns, Jr., Stuart M., et al.	438	696	11/15/1996
	US-5,837,573	11/17/1998	Guo, J. J.	438	238	09/10/1997
	US-5,847,425	12/01/1998	Yuan, , et al.	257	315	
	US-5,898,322	04/27/1999	Kubota, Yasushi , et al.	326	113	09/07/1995
	US-5,910,912	06/08/1999	Hsu, Louis L., et al.	365	185.01	10/30/1992
	US-5,991,225	11/23/1999	Forbes, Leonard , et al.	365	230.06	02/27/1998
	US-6,177,811	01/23/2001	Fuse, T. , et al.	326	119	07/06/1999
	US-6,219,299	04/17/2001	Forbes, Leonard , et al.	365	230.06	12/31/2000
	US-6,373,291	04/16/2002	Hamada, M. , et al.	326	113	09/25/2000
	US-6,448,615	09/10/2002	Forbes, Leonard , et al.	257	369	02/26/1998

**EXAMINER****DATE CONSIDERED**

Substitute for form 1449A/PTO <b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b> <i>(Use as many sheets as necessary)</i>		<i>Complete if Known</i>	
		<b>Application Number</b>	Unknown
		<b>Filing Date</b>	Even Date Herewith
		<b>First Named Inventor</b>	Forbes, Leonard
		<b>Group Art Unit</b>	Unknown
		<b>Examiner Name</b>	Unknown
Sheet 2 of 3		Attorney Docket No: 303.689US2	

FOREIGN PATENT DOCUMENTS						
Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T <sup>2</sup>
	EP-0444712	09/04/1991	Tanaka, K., et al.	H01L	29/784	
	EP-649174	04/19/1995	Nakazato, Kazuo	H01L	29/423	
	JP-5160411	06/25/1993	Masanori, Iwahashi	H01L	29/788	
	WO-86/05935A1	10/09/1986	Dimyan, M. Y., et al.	H03K	19/096	

OTHER DOCUMENTS -- NON PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>2</sup>
		"Frequently-Asked Questions (FAQ) About Programmable Logic", <u>OptiMagic, Inc., http://www.optimagic.com/faq.html,</u> (1997),pp. 1-18	
		BERNSTEIN, K. , et al., "High-Speed Design Styles Leverage IBM Technology Prowess", <u>MicroNews, 4(3),</u> (1998),pp. 1-7	
		CHEN, W. , et al., "Very uniform and high aspect ratio anisotropy SIO2 etching process in magnetic neutral loop discharge plasma", <u>J. Vac. Sci. Technol. A, 17(5),</u> (1999),pp. 2546-2550	
		CHENG, K. , et al., "A 1.2V CMOS Multiplier Using Low-Power Current-Sensing Complementary Pass-Transistor Logic", <u>Proc. Third Int. Conf. on Electrics, Circuits and Systems,</u> (1996),pp. 1037-1040	
		DIPERT, BRIAN , "Flash Memory Goes Mainstream", <u>IEEE Spectrum, 30(10),</u> (October 1993),48-52	
		FUSE, T. , et al., "A 0.5V 200MHz 1-Stage 32b ALU Using a Body Bias Controlled SOI Pass-Gate Logic", <u>1997 IEEE International Solid-State Circuits Conference, Digest of Technical Papers,</u> (1997),286-287	
		GLASSER, L A., <u>The Design and Analysis of VLSI Circuits,</u> Addison-Wesley Publishing Company,(1985),pp. 16-21	
		HODGES, D. A., <u>Analysis and Design of Digital Integrated Circuits, 2nd Edition,</u> McGraw-Hill Publishing. New York,(1988),pp. 354-357	
		HODGES, D. A., et al., <u>Analysis and Design of Digital Integrated Circuits,</u> McGraw-Hill Book Company, 2nd Edition,(1988),394-396	
		JOHNSON, J. , et al., "IBM's 0.5 micrometer Embedded Flash Memory Technology", <u>MicroNews, 4(3),</u> <a href="http://www.chips.ibm.com/micronews/vol14_no3/flash.html">(1998),pp. 1-7</a>	
		KAYED, S. I., et al., "CMOS Differential Pass-Transistor Logic (CMOS DPTL) Predischarge Buffer Design", <u>Proceedings of the Thirteenth National Radio Science Conference, Cairo, Egypt,</u> (1996),pp. 527-235	
		LANDHEER, D. , et al., "Formation of high-quality silicon dioxide films by electron cyclotron resonance plasma oxidation and plasma-enhanced chemical vapour deposition", <u>Thin Solid Films, 293,</u> (1997),pp. 52-62	

EXAMINER

DATE CONSIDERED

Substitute for form 1449A/PTO		Complete if Known	
<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b> <i>(Use as many sheets as necessary)</i>		<b>Application Number</b>	Unknown
		<b>Filing Date</b>	Even Date Herewith
		<b>First Named Inventor</b>	Forbes, Leonard
		<b>Group Art Unit</b>	Unknown
		<b>Examiner Name</b>	Unknown
Sheet 3 of 3		Attorney Docket No: 303.689US2	

		MOORE, WILL R., "A Review of Fault-Tolerant Techniques for the Enhancement of Integrated Circuit Yield", <u>Proceedings to the IEEE</u> , 74(5), (May 1986), 684-698	
		NOZAWA, R. , et al., "Low temperature polycrystalline silicon film formation with and without charged species in an electron cyclotron resonance SiH <sub>4</sub> /H <sub>2</sub> plasma-enhanced chemical vapor deposition", <u>J. Vac. Sci. Technol. A</u> , 17(5), (1999),pp. 2542-2545	
		OKLOBDZIJA, V. G., "Differential and pass-transistor CMOS logic for high performance systems", <u>Microelectronics Journal</u> , 29, (1998),pp. 679-688	
		PATEL, P. , et al., "Low temperature VUV enhanced growth of thin silicon dioxide films", <u>Applied Surface Science</u> , 46, (1990),pp.352-356	
		RABAЕY, J. M., <u>Digital Integrated Circuits - A Design Perspective</u> , Prentice Hall,(1996),pp. 210-222	
		RUEGER, N. R., et al., "Selective etching of SiO <sub>2</sub> over polycrystalline silicon using CHF <sub>3</sub> in an inductively coupled plasma", <u>J. Vac. Sci. Technol. A</u> , 17(5), (1999),pp. 2492-2502	
		SHINDO, W. , et al., "Low-temperature large-grain poly-Si direct deposition by microwave plasma enhanced chemical vapor disposition using SiH <sub>4</sub> /Xe", <u>J. Vac. Sci. Technol. A</u> , 17(5), (1999),pp. 3134-3138	
		TRETZ, C. , et al., "Performance Comparison of Differential Static CMOS Circuit Topologies in SOI Technology", <u>Proceedings 1998 IEEE International SOI Conference</u> , (1998),pp . 123-124	
		USAMI, K. , et al., "Thin Si Oxide films for MIS tunnel emitter by hollow cathode enhanced plasma", <u>Thin Films</u> , 281-282, (1996),pp. 412-414	
		VALLON, S. , et al., "Polysilicon-germanium gate patterning studies in a high density plasma helicon source", <u>J. Vac. Sci. Technol. A</u> , 15(4), (1997),pp. 1874-1880	
		YAMASHITA, S. , et al., "Pass-Transistor/CMOS Collaborated Logic: The Best of Both Worlds", <u>1997 Symposium on VLSI Circuits Digest of Technical Papers</u> , (1997),pp. 31-32	
		YANO, K. , et al., "Top-Down Pass-Transistor Logic Design", <u>IEEE Journal of Solid-State Circuits</u> , 31(6), (1996),pp. 792-803	
		ZIMMERMANN, R. , et al., "Low-Power Logic Styles: CMOS Versus Pass-Transistor Logic", <u>IEEE Journal of Solid-State Circuits</u> , 32(7), (1997),pp. 1079-1090	

---

EXAMINER

DATE CONSIDERED